본문

  1. Home
1000 Results:INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS 0.765 sec.
RSS 
다국어입력
 상세검색
 신착검색
선택출력 선택엑셀내보내기
881
Optimal Suppression of Laser Beam Jitter by High-Order RLS Adaptive Control
Optimal Suppression of Laser Beam Jitter by High-Order RLS Adaptive Control
Pawel K. Orzechowski, | Institute of Electrical and Electronics Engineers | 2008 ,
882
Active Vibration Isolation Using an Electrical Damper or an Electrical Dynamic Absorber
Active Vibration Isolation Using an Electrical Damper or an Electrical Dynamic Absorber
Sang-Myeong Kim, | Institute of Electrical and Electronics Engineers | 2008 ,
883
Invariance-Preserving Abstractions of Hybrid Systems: Application to User Interface Design
Invariance-Preserving Abstractions of Hybrid Systems: Application to User Interface Design
Meeko Oishi, | Institute of Electrical and Electronics Engineers | 2008 ,
884
Output Feedback Controller for Operation of Spark Ignition Engines at Lean Conditions Using Neural Networks
Output Feedback Controller for Operation of Spark Ignition Engines at Lean Conditions Using Neural Networks
Jonathan Blake Vance, | Institute of Electrical and Electronics Engineers | 2008 ,
885
Augmented Hamiltonian Formulation and Energy-Based Control Design of Uncertain Mechanical Systems
Augmented Hamiltonian Formulation and Energy-Based Control Design of Uncertain Mechanical Systems
Yuzhen Wang, | Institute of Electrical and Electronics Engineers | 2008 ,
886
Suboptimal Control of Switched Systems With an Application to the DISC Engine
Suboptimal Control of Switched Systems With an Application to the DISC Engine
Michael Rinehart, | Institute of Electrical and Electronics Engineers | 2008 ,
887
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
Tyhach, J, | Institute of Electrical and Electronics Engineers | 2005 ,
888
A Baseband Processor for Impulse Ultra-Wideband Communications
A Baseband Processor for Impulse Ultra-Wideband Communications
Blazquez, R, | Institute of Electrical and Electronics Engineers | 2005 ,
889
Design and Implementation of an Embedded 512-KB Level-2 Cache Subsystem
Design and Implementation of an Embedded 512-KB Level-2 Cache Subsystem
Shin, J. L, | Institute of Electrical and Electronics Engineers | 2005 ,
890
Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture
Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture
Agarwal, A, | Institute of Electrical and Electronics Engineers | 2005 ,
처음이전84858687888990919293이후마지막