본문

  1. Home
550 Results:AA:SUNG KIM 0.234 sec.
RSS 
다국어입력
 상세검색
 신착검색
선택출력 선택엑셀내보내기
71
Purification and Characterization of Cyclodextrin Glucanotransferase from Paenibacillus sp. JK-12
Purification and Characterization of Cyclodextrin Glucanotransferase from Paenibacillus sp. JK-12
Kang Yong, | KFN(한국식품영양과학회) | 2002 ,
72
Can a Representative-Agent Model Represent a Heterogeneous-Agent Economy
Can a Representative-Agent Model Represent a Heterogeneous-Agent Economy
Sungbae An,, | american economic association | 2009 ,
73
Device characterization and Fabrication Issues for Ferroelectric Gate Field Effect Transistor Device
Device characterization and Fabrication Issues for Ferroelectric Gate Field Effect Transistor Device
Yu , Byoung-Gon, | 대한전자공학회 | 2002 ,
74
MRAM Technology for High Density Memory Application
MRAM Technology for High Density Memory Application
Kim , Chang-Shuk, | 대한전자공학회 | 2002 ,
75
Continuum Damage Finite Element Modeling of Asphalt Concrete
Continuum Damage Finite Element Modeling of Asphalt Concrete
Sungho Mun,, | 대한토목학회 | 2005 ,
76
Performance of Dual Strength Median Barrier System
Performance of Dual Strength Median Barrier System
Man Gi Ko,, | 대한토목학회 | 2005 ,
77
Impacts of Geographical Location and Construction Type on As-Built Roughness in Highway Pavement Construction
Impacts of Geographical Location and Construction Type on As-Built Roughness in Highway Pavement Construction
Duk Gyoo Lee, | 대한토목학회 | 2005 ,
78
Effects of a Soaking-Fermentation-Drying Process on the Isoflavone and gamma-Aminobutyric acid Contents of Soybean
Effects of a Soaking-Fermentation-Drying Process on the Isoflavone and gamma-Aminobutyric acid Contents of Soybean
Kim, T.-J., | 한국식품과학회 | 2007 ,
79
Design and Fabrication of the 0.1 ㎛ Γ-Shaped Gate PHEMT
Design and Fabrication of the 0.1 ㎛ Γ-Shaped Gate PHEMT
Seong Dae Lee, | 한국전자파학회 | 2001 ,
80
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
Tyhach, J, | Institute of Electrical and Electronics Engineers | 2005 ,
처음이전12345678910이후마지막