본문

  1. Home
15 Results:UU:VOLUME6NUMBER42006DECEMBER 0.77 sec.
RSS 
다국어입력
 상세검색
 신착검색
선택출력 선택엑셀내보내기
11
A Low-Power ECC Check Bit Generator Implementation in DRAMs
A Low-Power ECC Check Bit Generator Implementation in DRAMs
Sand Uhn Cha., | 대한전자공학회 | 2006 ,
12
An Implementation Method of Cycle Accurate Simulator for the Design of a Pipelined DSP
An Implementation Method of Cycle Accurate Simulator for the Design of a Pipelined DSP
Hyeong Bae Park., | 대한전자공학회 | 2006 ,
13
A Bit-level ACSU of High Speed Viterbi Decoder
A Bit-level ACSU of High Speed Viterbi Decoder
Min Woo Kim, | 대한전자공학회 | 2006 ,
14
A Rule-based Optimal Placement of Scaling Shifts in Floating-point to Fixed-point Conversion for a Fixed-point Processor
A Rule-based Optimal Placement of Scaling Shifts in Floating-point to Fixed-point Conversion for a Fixed-point Processor
Sanghyun Park., | 대한전자공학회 | 2006 ,
15
A Pipelined Hardware Architecture of an H.264 Deblocking Filter with an Efficient Data Distribution
A Pipelined Hardware Architecture of an H.264 Deblocking Filter with an Efficient Data Distribution
Sang-Heon Lee., | 대한전자공학회 | 2006 ,
처음이전12마지막