본문

  1. Home
347 Results:AA:S WAN 0.234 sec.
RSS 
Multilingual
 Расширенный поиск
 Новый поиск книги прибытия
Selected Print Select Export to Excel
141
Global Supply Chains and Wage Inequality
Global Supply Chains and Wage Inequality
Costinot, A., | American Economic Assn | 2012 ,
142
The Importance of Bequests and Life-Cycle Saving in Capital Accumulation: A New Answer
The Importance of Bequests and Life-Cycle Saving in Capital Accumulation: A New Answer
Karen E. Dynan, | American Economic Assn | 2002 ,
143
The Sensitivity of Long-Term Interest Rates to Economic News: Evidence and Implications for Macroeconomic Models
The Sensitivity of Long-Term Interest Rates to Economic News: Evidence and Implications for Macroeconomic Models
Gurkaynak, R. S., | American Economic Assn | 2005 ,
144
Pinocchio's Pupil: Using Eyetracking and Pupil Dilation to Understand Truth Telling and Deception in Sender-Receiver Games
Pinocchio's Pupil: Using Eyetracking and Pupil Dilation to Understand Truth Telling and Deception in Sender-Receiver Games
Wang, J.T.-y., | American Economic Assn | 2010 ,
145
Financing Development: The Role of Information Costs
Financing Development: The Role of Information Costs
Greenwood, J., | American Economic Assn | 2010 ,
146
Why Do Payment Card Networks Charge Proportional Fees?
Why Do Payment Card Networks Charge Proportional Fees?
Shy, O, | American Economic Assn | 2011 ,
147
State Misallocation and Housing Prices: Theory and Evidence from China
State Misallocation and Housing Prices: Theory and Evidence from China
Wang, S.-Y., | American Economic Assn | 2011 ,
148
Passionate Surfers in Image-Driven Consumer Culture: Fashion-Conscious, Appearance-Savvy People and Their Way of Life
Passionate Surfers in Image-Driven Consumer Culture: Fashion-Conscious, Appearance-Savvy People and Their Way of Life
Wan, F., | Association for Consumer Research | 2001 ,
149
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface
Tyhach, J, | Institute of Electrical and Electronics Engineers | 2005 ,
150
Introduction to the Special Issue on the IEEE 2004 Custom Integrated Circuits Conference
Introduction to the Special Issue on the IEEE 2004 Custom Integrated Circuits Conference
Wang, A. Z. H, | Institute of Electrical and Electronics Engineers | 2005 ,
처음이전10111213141516171819이후마지막
1
Swanson Resolution
Great Neck Publishing [, ]